I. INTRODUCTION
High-k gate dielectrics have been studied as alternative gate dielectrics for the 45 nm technology nodes and beyond to replace conventional SiO 2 or silicon oxynitrides (SiO x N y ) and have been successfully implemented in CMOS integrations [1, 2] . Hf-based oxides, including HfO 2 and HfSiO x , have been regarded as promising candidates for high-k dielectrics because of their excellent thermal stability with Si. Furthermore, the mobility of HfSiON devices, which was underestimated due to transient charging during conventional characterrization, has improved significantly by dielectric stack optimization based on better understanding of transient charging behaviors in high-k [3] [4] [5] [6] .
In conjunction with high-k dielectrics, a band-edge metal solution for n-and pMOSFETs is being pursued because it is known that polySi/high-k stacks are limited by dopant penetration, inversion oxide thickness (T inv ) scalability, threshold voltage (V th ) controllability by Fermi-level pinning, and poor reliability [7] [8] [9] [10] [11] . Various attempts have been made in material screening to find proper band-edge electrode materials [8, 12, 13] .
Besides pursuing a band-edge metal solution, a simple rare-earth metal doping technique has been proposed to modulate V th [14] [15] [16] [17] . Among various rare-earth metals, lanthanum has been demonstrated as a strong candidate for nMOSFETs because of its low V th , good carrier mobility, good EOT scaling, and positive bias temperature instability (PBTI). During a high temperature dopant activation step, electropositive La that has diffused into the high-k/SiO 2 interface forms a dipole, which shifts the band offset and thereby the effective work function (EWF) of the electrode. To explain the V th /flatband voltage (V fb ) modulation HfO 2 or HfSiO incorporaating La, various models were proposed, such as a positive charge by oxygen vacancy and interface dipoles [15] [16] [17] [18] [19] [20] . Unlike the V th /V fb modulation caused by additional positive charge generation/increase in the dielectric, devices with La show excellent carrier mobility due to the short range of the dipole electric field [15, 16] . Thus, HfO 2 gate dielectric incorporating La seems to be a strong candidate for future nMOS dielectrics, but the effects of the La-induced dipole on device performance and dielectric reliability have not been studied thoroughly. Reliability studies of high-k dielectrics are focusing on understanding mechanisms of how and where defects are generated using various characterization methods [3, [21] [22] [23] [24] [25] [26] [27] and it is reported that interface trap generation rather than the bulk high-k layer is very crucial to dielectric reliability [28, 29] . In this work, therefore, we investigate the reliability of nMOSFETs with HfO 2 dielectrics that incorporate La, whose device performance and V th are suitable for future technology node applications. We especially focus on how incorpo-rating La into the interfacial layer affects dielectric reliability.
II. EXPERIMENTAL
Transistors were fabricated using a gate-first integration flow. Hf-silicate films with different SiO x concentrations were deposited by atomic layer deposition (ALD). A molecular beam deposition (MBD) process was employed to deposit an ultra thin LaO x cap on the high-k film before depositing the metal gate electrode. Post high-k deposition treatments included a post-nitridation anneal. Mobility was extracted from 10 μm x 1 μm transistors using the NCSU CVC and mob2d models [30] . For comparison, control HfSiO devices were fabricated without the LaO x cap. The equivalent oxide thicknesses (EOTs) for the sample devices were in the 0.85 ~ 1.02 nm range (Table 1) . X-ray photoelectron spectroscopy (XPS) analysis shows that LaO/HfO phase segregation/separation occurs after the thermal process (Fig. 1 ). Electron energy-loss spectroscopy (EELS) analysis confirmed that La accumulates near the high-k/SiO 2 interface by the end of the device fabrication process [2] .
III. RESULTS AND DISCUSSION
In the La-doped HfSiO samples with 10% SiO x , V FB and V th are shifted to the negative direction by about 300 mV, which is due to the La-dipole formation as shown in Fig. 2 . EELS analysis in Fig. 1 showed that the Transistor CV curves for La-doped samples are shifted to negative direction due to La-dipole formation. For the 80% SiO x , EOT was increased due to reduced dielectric constant. Vth for the 80% SiO x shows lowest. It appears to be due to oxygen vacancy or more strong La-Si dipole formation [30] .
La deposited on the high-k layer piled up at the interface between the SiO x and high-k layer. To modulate V fb and V th , the location of La is known to be critical, i.e., no V th shift was observed when the La was at the top of the high-k layer [18] . Once the La diffuses down to the interface layer, the La-O-Si configuration is formed resulting in an interface dipole formation by a charge transfer [15, 18] .
In the 80% SiO x samples, the V th is further reduced in spite of an EOT increase due to reduced dielectric constant. The transistor subthreshold slopes (S f ) for the control (no La doping) and sample transistors (both have 10% SiO 2 HfSiO dielectric) exhibit similar value of 77 mV/dec. However, higher S f is observed in the 80% SiO x devices (Fig. 3 ). This increased subthreshold slope is attributed to the interface states density (N it ) increase confirmed by the charge pumping measurements (Fig. 4) . For the 10% SiO x devices, the interface state density decreased slightly after La incorporation. The 10% SiO x with La doping exhibits slightly reduced carrier mobility in the low and intermediate field regime compared to the control device (Fig. 5) because the dipole field induces additional carrier scattering even though 300 mV of the V th was shifted in the device with La. This excellent lowfield mobility cannot be explained by positive charge incorporation. In addition, the interface state densities from the devices incorporating La are even lower than the control samples. Therefore, interface dipole formation from adding La is believed to be the primary cause of the V th and mobility characteristics. Previous reports proposed a dipole-induced band-offset model to explain the V th shift [16, 18, 31] . Various material screening experiments in search of a band-edge solution have indicated that the interface dipole field is related to the electro-negativity of rare-earth metal elements [15, 16] . If this is true, this band-offset model will be proved by the gate leakage behavior. For the 80% SiO x devices, mobility degraded significantly. The lower V th and carrier mobility (higher N it and S f ) for the 80% SiO x sample appear to be due to 1 the stronger La-Si dipole formation or 2 positive charges [6] .
A previous La-doped HfO 2 study reported that the La dipole led to an increase in the effective barrier height for the substrate injection, which resulted in reduced gate leakage currents. In this study, the gate leakage at V ox =+1.2 V for the La-doped samples was also reduced due to an offset in barrier height ( Fig. 6 and 7) . However, the gate leakage difference for the different SiO x content was not significant. If the larger V th shift for the 80% SiO x was related to the greater dipole formation, the gate leakage would be lower than that of 10% SiO x samples, which suggest that La doping results in a positive charge as well. In previous studies of La-doped high-k dielectrics, the high-k dielectric stacks with La showed better PBTI reliabilities [14, 16] . Other studies reported that incurporating La provided better PBTI immunity at lower bias conditions but reliability under high gate stress field conditions became worse [31, 32] . In the positive bias temperature instabilities (PBTI) under the same gate overdrive stress conditions, both types of La-doped devices showed smaller V th shifts. At lower V ox (<1.4 V) condition, La-doping can result in less V th shift because of reduced trapping efficiency, as shown Fig. 8 and 9 . With increasing stress voltage (V ox >1.8 V), however, all devices showed a similar ΔV th . The similar ratio of Q trapped to Q inj indicates that intrinsic charge trapping is similar regardless of La doping and SiO 2 concentration, as shown in Fig. 10 . At a lower gate stress voltages, G m degradation was similar. With increased gate stress voltage, however, G m in both La-doped samples degraded more, indicating that the interface degradation becomes more significant and time-dependent dielectric breakdown (TDDB) characteristics may be worsen (See Fig. 11 ). From the TDDB test at a higher gate stress as shown in Fig. 12 , La-doped samples show shorter time to breakdown, which are attributed to lower interface quality, most probably associated with the presence of La atoms. Considering the operation conditions for the devices of the 32 nm technology node and below, however, the degradation of La-doped devices is expected to be less severe and it might be comparable to the control devices.
IV. CONCLUSIONS
La-doped HfSiO samples showed lower V th and I gate , which was attributed to the dipole formation at the highk/SiO 2 interface. With increasing SiO x content, significant mobility degradation was observed, most likely due to additional La-related charges in the interfacial layer. Ladoped devices demonstrate better immunity in the PBTI test and low charge trapping efficiency compared to the control HfSiO.
From the results above, the key factor for improving high field reliability is to mitigate the accumulation of La in the bottom interface layer. However, this can increase the nMOSFET V th . With a given condition for incorporating La while maintaining a target V th , interface engineering to obtain a more robust interface will be a key factor in reliability. In June 2008 he joined SEMATECH staff after the completion of his assignment from IBM. As SEMATECH staff his responsibilities were expanded, and he currently serves as the Vice President of Emerging Technologies. He holds more than 50 patents and is an author/co-author of over 125 publications/presentations.
